

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE


UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

NP

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/064,171	06/18/2002	James W. Adkisson	BUR919990299	8362
30743	7590	03/27/2003		EXAMINER
WHITHAM, CURTIS & CHRISTOFFERSON, P.C. 11491 SUNSET HILLS ROAD SUITE 340 RESTON, VA 20190			MAGEE, THOMAS J	
			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 03/27/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Offic Action Summary	Application No.	Applicant(s)
	10/064,171	ADKISSON ET AL. 
	Examiner Thomas J. Magee	Art Unit 2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 21 October 2002.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-8 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-8 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 11) The proposed drawing correction filed on _____ is: a) approved b) disapproved by the Examiner.
 If approved, corrected drawings are required in reply to this Office action.

- 12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
 * See the attached detailed Office action for a list of the certified copies not received.
- 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
 a) The translation of the foreign language provisional application has been received.
- 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____.
 | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Cancellation

1. Applicant's cancellation of Claims 9 – 17 in Letter No. 2 of October 21, 2002 is acknowledged.

Drawing Corrections

2. The subject matter of this application requires additional illustration by drawings to facilitate understanding of the invention. Applicant is required to furnish drawings under 37 CFR 1.81. No new matter may be introduced in the required drawings. Required drawings include the following:

a) spatial positioning of source/drain regions. Although Applicant has recited that the source/drain regions are "in front or behind the plane of the page in cross-sectional views," this is inadequate and difficult for one of ordinary skill in the art to perceive, particularly in regard to channel and recess of silicide regions and appropriate illustration is required.

b) damascene connectors. Applicant has recited extremely briefly the use of damascene connectors in the specification, followed by recitation of damascene connectors in four out of eight claims. Applicant is required to illustrate these connectors in drawings.

Claim Rejections – 35 U.S.C. 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Applicant recites “a conduction channel of sub-lithographic width.” This is not definitive claim language and can be interpreted in various ways by even those of skill in the art. Applicant must clearly recite dimensions.

5. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

6. Claims 4, 5, 7, and 8 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Applicant recites very briefly (paragraphs 0030 and 0031) the use of damascene connector structures, but insufficient detail is provided to enable one skilled in the art to use or practice the invention without a great deal of experimentation. In some cases, the recitation appears more conjectural than factual. Moreover, there are no illustrations to convey the concepts contained in the specification.

Claim Rejections – 35 U.S.C. 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office Action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claim 1, in so far as being in compliance with 35 U.S.C. 112, second paragraph, and Claims 2 and 3, are rejected under 35 U.S.C. 103(a) as being unpatentable over Mizuno et al. (US 5,844,278) in view of Sung (US 5,792,690).

9. Regarding Claim 1, Mizuno et al. disclose an FET semiconductor device (Figure 17) comprising a conduction channel (under gate 56) of length equal to 0.1um, corresponding to the width of the “projection part” (52) (Col. 14, line 29) and width < 0.1um (from measurements approximated in Figure 17) (“sub-lithographic”), source and drain regions (57,58) and polysilicon gate regions (56) (Col. 4, lines 43 – 45) on opposing sides of the conduction channel. Mizuno et al. do not disclose the presence of silicide sidewalls on polysilicon gates or “offsets” (recesses) from source/drain regions. Sung discloses the formation of silicide spacers (8) (Figure 3b) (Col. 6, lines 4 – 5) on a polysilicon line trace deposited on a dielectric layer (5) with an ancillary objective (Col. 1, lines 61 – 63) of forming silicide spacers on the sides of polysilicon gate structures to reduce gate resistance. It would then have been obvious to one of ordinary skill in the art at the time of the invention to use the procedure of Sung with an underlying insulating layer (5) and silicide spacer (8) on a polysilicon line in Mizuno et al. to form a

silicide spacer at the sidewalls of the polysilicon gate with an underlying insulator (to provide an offset at the source/drain regions) and thereby to reduce gate resistance and avoid shorts.

10. Regarding Claim 2, Mizuno et al. do not disclose the presence of silicide spacers at sidewalls in the form of liners. Sung discloses the formation of silicide spacers (8) in the form of liners (Figure 3b) (Col. 6, lines 4 – 5) on a polysilicon line trace deposited on a dielectric layer (5) with an ancillary objective (Col.1, lines 61 – 63) of forming silicide spacers on the sides of polysilicon gate structures to reduce gate resistance. It would then have been obvious to one of ordinary skill in the art at the time of the invention to use the procedure of Sung with an underlying insulating layer (5) and silicide spacer (8) on a polysilicon line in Mizuno et al. to form a silicide spacer in the form of a liner at the sidewalls of the polysilicon gate with an underlying insulator (to provide an offset at the source/drain regions) and thereby to reduce gate resistance and avoid shorts.

11. Regarding Claim 3, Mizuno et al. disclose that the polysilicon gate regions are connected with a polysilicon strip at the top (See Figure 17).

12. Claims 4, and 5, in so far as being in compliance with 35 U.S.C. 112, first paragraph, are rejected under 35 U.S.C. 103(a) as being unpatentable over Mizuno et al. in view of Sung, as applied to Claims 1 – 3, and further in view of Liu et al. (US 6,380,078 B1).

13. Regarding Claims 4 and 5, neither Mizuno et al. or Sung disclose that the connector is a damascene connector. However, Liu et al. disclose a method for forming damascene interconnects (See Figure 2F) wherein trenches are formed in an insulating layer, filled with metal, and the surface planarized (Col. 8, lines 47 – 54). It would have been obvious at the time of the invention to one of ordinary skill in the art to use the method of Liu et al. to form damascene interconnects and to combine Liu et al. with Mizuno et al. and Sung to reduce the delay associated with resistance and capacitance of the interconnect structure.


14. Claim 6 and Claims 7 and 8, in so far as being in compliance with 35 U.S.C. 103(a), are rejected under 35 U.S.C. 103(a) as being unpatentable over Mizuno et al. in view of Sung, as applied to Claims 1 – 3, and further in view of Liu et al.

15. Regarding Claims 6 – 8, neither Mizuno et al. or Sung disclose that the silicide sidewalls are connected or that the connector is a damascene connector formed within a trench in the insulating region. However, Liu et al. disclose a method for forming damascene interconnects (See Figure 2F) wherein trenches are formed in an insulating layer, filled with metal, and the surface planarized (Col. 8, lines 47 – 54). It would have been obvious at the time of the invention to one of ordinary skill in the art to use the method of Liu et al. to form damascene interconnects and to combine Liu et al. with Mizuno et al. and Sung to reduce the delay associated with resistance and capacitance of the interconnect structure.

Conclusions

16. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to **Thomas Magee**, whose telephone number is **(703) 305 5396**. The Examiner can normally be reached on Monday through Friday from 8:30AM to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the examiner's supervisor, **Tom Thomas**, can be reached on **(703) 308-2772**. The fax number for the organization where this application or proceeding is assigned is **(703) 308-7722**.

Thomas Magee
March 20, 2003


TOM THOMAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800